Full metadata record
DC poleHodnotaJazyk
dc.contributor.authorJanouš, Štěpán
dc.contributor.authorTalla, Jakub
dc.contributor.authorKošan, Tomáš
dc.contributor.authorPeroutka, Zdeněk
dc.date.accessioned2022-01-31T11:00:26Z-
dc.date.available2022-01-31T11:00:26Z-
dc.date.issued2021
dc.identifier.citationJANOUŠ, Š. TALLA, J. KOŠAN, T. PEROUTKA, Z. FPGA-based real-time HIL simulator of permanent magnet synchronous motor drive. In 2021 IEEE 19th International Power Electronics and Motion Control Conference (PEMC) : /proceedings/. Piscaway: IEEE, 2021. s. 552-558. ISBN: 978-1-72815-660-6cs
dc.identifier.isbn978-1-72815-660-6
dc.identifier.uri2-s2.0-85107501810
dc.identifier.urihttp://hdl.handle.net/11025/46660
dc.format7 s.cs
dc.format.mimetypeapplication/pdf
dc.language.isoenen
dc.publisherIEEEen
dc.relation.ispartofseries2021 IEEE 19th International Power Electronics and Motion Control Conference (PEMC) : /proceedings/en
dc.rightsPlný text je přístupný v rámci univerzity přihlášeným uživatelům.cs
dc.rights© IEEEen
dc.titleFPGA-based real-time HIL simulator of permanent magnet synchronous motor driveen
dc.typekonferenční příspěvekcs
dc.typeConferenceObjecten
dc.rights.accessrestrictedAccessen
dc.type.versionpublishedVersionen
dc.description.abstract-translatedIn a real-time control systems, reliability plays a key role. This topic is closely related to a control algorithm design as well as its effective implementation. The In the Loop testings such as Model In the Loop (MIL), Software In the Loop (SIL), Processor In the Loop (PIL) and Hardware In the Loop (HIL) are the popular methods for verification and validation of embedded systems in different stage of development. Especially, HIL is the popular way of embedded system verification in a real-time conditions. For HIL realtime models of electric drives with incorporation of inverter switching, dead-time effects etc. the field programmable gate arrays (FPGAs) are the most popular target hardware platform. This paper is focused on development of the real-time HIL simulator of permanent magnet synchronous motor (PMSM) drive, containing detailed model of PMSM motor together with the model of the power converter. It allows us to address usually un-modeled phenomenons such as dead-times, voltage drops on the semiconductor components as well as nonlinear magnetic characteristics. The algorithm is implemented in low cost FPGA and in order to minimize the computational time, a fixed point calculation together with high level of pipelining is used. The developed HIL simulator is tested and the results are validated by comparison with the real laboratory drive with the identical parameters.en
dc.subject.translatedsemiconductor device modelingen
dc.subject.translatedcomputational modelingen
dc.subject.translatedpredictive modelsen
dc.subject.translatedpermanent magnet motorsen
dc.subject.translatedsynchronous motorsen
dc.subject.translatedreal-time systemsen
dc.subject.translatedhardwareen
dc.identifier.doi10.1109/PEMC48073.2021.9432517
dc.type.statusPeer-revieweden
dc.identifier.document-number723843000078
dc.identifier.obd43933327
dc.project.IDEF18_069/0009855/Elektrotechnické technologie s vysokým podílem vestavěné inteligencecs
Vyskytuje se v kolekcích:Konferenční příspěvky / Conference papers (RICE)
Konferenční příspěvky / Conference Papers (KEV)
OBD

Soubory připojené k záznamu:
Soubor VelikostFormát 
Janous_FPGA-based.pdf1,55 MBAdobe PDFZobrazit/otevřít  Vyžádat kopii
Zobrazit minimální záznam Zobrazit statistiky


Použijte tento identifikátor k citaci nebo jako odkaz na tento záznam: http://hdl.handle.net/11025/46660

Všechny záznamy v DSpace jsou chráněny autorskými právy, všechna práva vyhrazena.

hledání
navigace
  1. DSpace at University of West Bohemia
  2. Publikační činnost / Publications
  3. OBD