Title: Hardware Pipeline for Rendering Clouds of Circular Points
Authors: Herout, Adam
Zemčík, Pavel
Citation: WSCG '2005: Full Papers: The 13-th International Conference in Central Europe on Computer Graphics, Visualization and Computer Vision 2005 in co-operation with EUROGRAPHICS: University of West Bohemia, Plzen, Czech Republic, p. 17-22.
Issue Date: 2005
Publisher: UNION Agency
Document type: konferenční příspěvek
URI: http://wscg.zcu.cz/wscg2005/Papers_2005/Full/!WSCG2005_Full_Proceedings_Final.pdf
ISBN: 80-903100-7-9
Keywords: bodové mraky;vykreslování;hardwarová akcelerace;digitální signální procesor;programovatelné hradlové pole
Keywords in different language: point clouds;rendering;hardware acceleration;field programmable gate array;digital signal processor
Abstract: This paper presents an algorithm for image rendering using FPGA (Field-Programmable Gate Arrays). The image is rendered by an FPGA chip coupled with a DSP (Digital Signal Processor) on an experimental board. The graphical data is 3D point-clouds – sets of particles that are from the geometrical point of view oriented ellipses in 3D space. Such scene representation seems to be more suitable for potentially many purposes than the most commonly used triangle meshes. The actual experimental implementation which verifies the concept and shows promising results is described.
Rights: © UNION Agency
Appears in Collections:WSCG '2005: Full Papers

Files in This Item:
File Description SizeFormat 
Herout.pdfPlný text498,35 kBAdobe PDFView/Open

Please use this identifier to cite or link to this item: http://hdl.handle.net/11025/10947

Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.